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Abstract—This paper presents a universal down conversion
mixer for a multistandard wireless receiver with adapted re-
conﬁgurability in the form of RF bandwidth, active/passive
and IF bandwidth. In the proposed architecture RF bandwidth
reconﬁgurability is reconﬁgured between low band (LB) RF
frequency and high band (HB) RF frequency mixer modes.
LB / HB reconﬁgurability is made through power switching
the transconductance ampliﬁer. Active / Passive reconﬁgurability
is made through switching the input signal between gate and
source terminal of input transistors and enabling/disabling the
transimpedance stage at the output. The CMOS transmission gate
(TG) switches are designed to provide optimum headroom in this
low voltage design. The proposed circuit is designed in the UMC
65nm RFCMOS technology with 1.2V supply voltage. From the
simulation results, the proposed circuit shows conversion gain of
22/26 dB and 25/31 dB, noise ﬁgure of 14.2/12.1 dB and 11.5/8.16
dB, IIP3 of 10/8.1 dBm and 6.4/3 dBm in LB and HB respectively
where all these ﬁgures suggest passive/active mode. Hence this
circuit will be much helpful in multi-standard receiver design.
I. INTRODUCTION
With increasing demand, communication technology also
needs improvement. In communication Low [1]and high RF
frequency applications are having different power demands.
So wideband receiver is also a wastage of power. On the
other hand Internet of Things (IoT) enabled platform also
demands multi-mode multi-standard transceiver enhance the
performance through seamless connectivity between zigbee,
bluetooth, Wi-Fi, UWB and cognitive radio interface. To meet
above demand most of the smart systems already support an
increasing number of radios, which turns into a signiﬁcant
increase in component count and cost[2]-[5]. Therefore, the
easiest solution is a single re-conﬁgurable radio. To make
the radio re-conﬁgurable researchers introduce the RF front-
end transceiver with reconﬁgurable LNA[6]-[7], PA, PLL[8],
mixer[9]-[10], and ﬁlter[11] etc. Most of the proposed re-
conﬁgurable mixer have shown gain variability and Band-
width tuning[12]-[13] through current variation, load tuning
etc[9]-[11]. However, in multi-mode IoT systems, the other
performances like noise ﬁgure, linearity reconﬁguration need
to be incorporated in mixer design. So our emphasis is to
design a Mixer that can provide reconﬁgurability on these
performances along with RF and IF bandwidth selection. In
this regard, we propose a re-conﬁgurable down conversion
mixer which switches between LB / HB and Active/Passive
modes depends on performance requirement. Optimization
between power can be achieved through switching between
high and low frequencies.
The prime features of the re-conﬁgurable down conversion
Fig. 1. Wide-band receiver front end.
mixer are:
1) Reconﬁguration between low band and high band
with gain and noise tunability at IF stage.
2) Power switching is used to switch on or off Transcon-
ductance ampliﬁer.
3) Reconﬁguration in the single circuitry between ac-
tive and passive modes is done to chose the mixer
according to desired performance requirement.
Upto the best of our knowledge, ﬁrst time one such work
is being reported in IoT perspective and detail operation are
described in following paragraphs as section II details the
proposed architecture and simulation results are explained in
Section III.
II. ARCHITECTURE
The block diagram of wide-band RF front-end (demodu-
lator) is shown in Fig. 1. The mixer is located after the LNA
and downconverts the RF signal to a low IF signal. So it is
required to design high input impedance gm stage to avoid the
loading effect and to provide high isolation between IF, LO
and RF. Widely used active mixer suffer from poor linearily,
especially when the supply voltage is low. The opposite side
passive mixer can provide very good linearity with comparable
noise performance. So according to demand Active/Passive
reconﬁgurability is done. The differential ended RF input is
taken by RF balun with 50 ohm input impedance termination.
All the signal paths are fully differential in style to suppress
the common mode noise and second order harmonic.
Reconﬁgurable front end mixer consists of two transcon-
ductance ampliﬁer (LB / HB), two types of mixer (Active /
Passive) in single circuitry and load stage. Transconductance
ampliﬁer that converts the RF input voltage into current is
DC decoupled to switching stage. The mixer core output is
directly coupled to transimpedance stage. IF voltage is built
at the output of transimpedance ampliﬁer after the RF current
gets commutated in switching stage and passes to ﬁrst order
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(a) Low Band TCA (b) High Band TCA
Fig. 2. Switch implementation using MOS
RC low pass ﬁltering. TIA offers a virtual ground node for
the gm stage, resulting in high linearity. Unlike narrow-band
designs, CPAR (parasitic capacitance at the output node of the
transconductance stage) is minimized to allow a less stringent
noise speciﬁcation upon the op-amp which favourably gets
translated into lower power consumption circuit design.
A. Transconductance Ampliﬁer
A current switching passive mixer consists of transcon-
ductance stage, switching stage and transimpedance ampliﬁer
stage. Fully differential CMOS transconductors are employed
for LB and HB to convert the input RF voltage signal to RF
current as shown in Fig. 2. Post which the current signal
is fed to the switching stage ensuring that second order
nonlinearity is reduced by using fully differential topology.
TCA is modeled to minimize the signal loss and enhance its
linearity performance.
Fig. 2(a) shows a simpliﬁed circuit schematic of the gm
stage, where the main transistor pair M1 and M2 and auxiliary
circuit M3-M6 are designed using PMOS that cancel the third
order distortion of the main pair [1]. The gm stage is designed
to dissipate 2.7mA current from a 1.2V supply with .1 to 1.5G
bandwidth.
Both PMOS and NMOS input stages use balanced input
devices with no tail current as shown in Fig. 2(b). The use
of multi-gated [14] input pair allows tuning to be done to
achieve higher IIP3 with almost same bias current. HB gm
stage is designed to work from .6 to 5GHz. and dissipate
5.2mA current.
The common mode voltage is designed at VDD/2 for
getting maximum swing. By setting VDD/2 common mode
voltage, current can be minimized and parasitic capacitance at
the output nodes of transconductor is optimized to the smallest
possible value, thereby increasing the output impedance, for
the purpose of improving the noise ﬁgure. The transconduc-
tance stage gain also reduces the overall noise of front end
receiver.
B. Active / Passive Mixer
In this embodiment, modulator circuit is reconﬁgured be-
tween active and passive modes by switching between the
output load, DC power supply and Gm stage (Gm MOS of
active case) and current source shown in Fig. 3. Common
source conﬁguration is chosen because of compatibility with
cases.
Fig. 3. Reconﬁgurable mixer.
(a) NMOS switch (b) resistive switch
Fig. 4. Switch implementation using MOS
In passive mode, the frequency mixer or modulator circuit
is simply composed of four NMOS transistors characterized
by resistance (Ron) when switched on. Accordingly, in order
to make the common-source input stage conﬁguration suitable
for both active and passive mode topologies, switch (Sw1-
2) are implemented using NMOS which have been added
between the gate and drain of the common source transistor
(Gm MOS). TCA differential output current is applied at the
drain of the transistor Mn11 and Mn22 (NMOS switch 1-2)
to route to the mixer core for mixing in the current domain.
Vlogic high or low is given at the gate of Mn11 and Mn22
to conﬁgure reconﬁgurable mixer to operate in active/passive
mode as shown in Fig. 4(a). Speciﬁcally when there is no
current ﬂowing through the mixer core, Vlogic is set to high,
thus causing input signal to ﬂow directly through the switching
stage as shown in path 1 to mix with LO signal. Width
of NMOS is chosen to provide degeneration resistance, thus
turning the overall mixer topology into a passive mode as
shown in Fig. 5(a). Transistors thus operate as switch 1-2 as
well as degeneration resistance Rdeg(switch 1-2 resistance),
thereby increasing linearity of passive mixer [5]. Capacitor Cc
is a high-frequency compensation capacitor used to suppress
the noise at higher frequency. The modulated signal is supplied
from the mixer core without any load and directly coupled
with transimpedance ampliﬁer. The voltage conversion gain of
passive mixer is
V CG =
2
Π
∗ gm ∗ ZF (1)
where ZF is the feedback impedance of transimpedance am-
pliﬁer, CF parallel with RF and gm is the transconductance
of transconductance ampliﬁer.
Resistive switches 3-4 designed using transmission gate,
made of PMOS and NMOS switch, are fully turned off so that
drain of the switching MOS is directly connected to input MOS
of transimpedance ampliﬁer without any coupling capacitor.
Switches 5-7 designed using NMOS will also be off when
this circuit operates in passive mode.
In active mode, input stage of the frequency mixer or
modulator circuit have a conﬁguration that is a common source
(a) Passive mode (LB or HB) (b) Active mode (LB or HB)
Fig. 5. Reconﬁgurable mixer in passive and active mode
topology. This topology is chosen to provide better gain and
low noise ﬁgure. Double balance gilbert cell architecture is
used in active conﬁguration when there is current ﬂowing
through input(Gm) MOS Mn1 and Mn2 (Sw 5-6). The bias
voltage can be selected to control parameters of input stage or
switching operation of Gm MOS switch 5-6 as shown in path
2. The Gm of MOS Mn1 and Mn2 can be changed by changing
the value of bias voltage, thus varying the gain of mixer. The
optimum value of bias voltage is so desired so that mixer
consumes a minimal amount of current. Switch 7 has been
designed using NMOS which is biased in saturation region to
provide current source. Thus turning the overall topology into
an active mode as shown in Fig. 5(b).
Transmission gate is used as a resistive switch connected
between VDD and IF output as shown in Fig. 4(b). W/L
of PMOS and NMOS is chosen so that some voltage drop
occurs across it and act as a resistance. Transmission gate total
resistance is Rtol = RPMOS||RNMOS. As it is connected
to VDD so it acts as resistive load and Capacitor Cc is
provided to act as a low pass ﬁlter in active mode operation
of reconﬁgurable mixer. Gain of active mixer can be tuned
by changing the resistance of transmission gate. The output
of active mixer is directly passed to the output stage without
going to TIA.
C. Transimpedance Ampliﬁer
A simpliﬁed schematic of transimpedance ampliﬁer is
shown in Fig. 6(a). TIA consists of an operational transconduc-
tance ampliﬁer with a feedback RFCF . RF and CF value is
set according to IF frequency. A two stage miller compensated
OTA topology is chosen for TIA design as shown in Fig. 6(b).
First stage to provide high gain and second stage for high
swing. So that structure can obtain both, high output swing and
low input referred noise. Transimpedance ampliﬁer is used to
convert current to voltage output in passive mode operation.
The TIA stage serves as load and anti-aliasing ﬁlter for the
passive mixer. The TIA is designed in such a way so that very
low impedance is provided at the passive mixer output. TIA
input impedance is given by
Zin(f) =
2
A(f)
∗ RF
1 + 2ΠRFCF
(2)
Where A(f) is the open loop gain of the OTA. Due to high
gain OTA bandwidth is limited and high frequency components
suffer high impedance. In order to ﬁlter out high frequency
components CF is inserted. This is done for all signal current
to ﬂow into feedback RFCF from the mixer core. The TIA
(a) Schematic of TIA stage
(b) Schematic of OTA
Fig. 6. Transimpedance ampliﬁer
Fig. 7. Simulated conversion gain reconﬁgurable mixer vs RF frequency.
Fig. 8. Simulated noise ﬁgure vs IF frequency.
draws a total of 3.3mA from the supply. In case of active mixer
operation TIA will be switched off to save power. In case of
active mixer operation TIA will be switched off by switching
off p3 switch to save power and p1, p2 will be on. p4 and p5
also implemented using MOS and switch on or off in case of
passive and active respectively. The gain of the TIA can be
tuned by changing the value of RF and it provides another
degree of freedom to conﬁgure the gain of the downconverter.
TABLE I. SIMULATION RESULTS AND COMPARISON
Parameters Active(LB)(This work)
Active (HB)
(This work)
Passive (LB)
(This work)
Passive (HB)
(This work)
[1] [5] [4] [9] [10] [11]
Gain (dB) 26 31 22 26 19.5-21 22.5-25 35 9-24 1.2-17 3.5-20.5
Noise ﬁgure (dB) 12.1 8.16 14.2 11.4 11.4-12.4 7.7-9.5 10 NA ≥ 11 ≥ 8
IIP3 (dBm) 8.1 3 10 6.4 8-9 ≥ 7 11 3.5 to -12 8.6 ≤ 8.5
Power(mW) 7.17 10.66 7.05 10.56 5.4 10(mixer + TIA) 20.25 2.4 to 18 5.9 5.6-9.6
Bandwidth(GHz) .1 to 1.5 .6 to 5 .1 to 1.5 .6 to 5 .048-.86 1.55 to 2.3 .7 to 2.5 2 to 10 1 to 12 .7 to 2.3
Technology (CMOS) 65nm 65nm 65nm 65nm 130nm 180nm 130nm 130nm 130nm 180nm
Power supply 1.2V 1.2V 1.2 1.2 1.2 2 1.5 1.2 1.2 1.8
(a) IIP3 of Reconﬁgurable mixer. (b) voltage Conversion Gain of Re-
conﬁgurable mixer.
Fig. 9. Simulated linearity and Gain of reconﬁgurable mixer
III. SIMULATION RESULTS
Based on the qualitative description of the building blocks,
using their insights related to operation, the RF front-end
demodulator is simulated in CMOS 65nm process. The voltage
conversion gain plot is shown in Fig. 7 with respect to RF
frequency at 1MHz IF. The voltage conversion gain is close to
22/26 dB and 25/31 for LB and HB case respectively where
these ﬁgures suggest passive/active mode.
The simulated double side band noise ﬁgure at 800MHz
and 2GHz for LB and HB respectively is shown in Fig. 8. The
Simulated noise ﬁgure for active/passive is 14.2/12.1 dB and
11.5/8.16 dB @ 5MHz in LB and HB case respectively.
The two tone linearity test result is shown in Fig. 9(a) for
2GHz and 800MHz LO frequency for HB and LB. Due to
high conversion gain at low IF, the output compression point
of the OPAMP, limits the input referred linearity of the circuit.
1dB-compression point of the circuit is limited by the output
swing and varies with IF frequency. The simulated IIP3 is
6.4/3dBm and 10/8.1 for HB and LB, where these ﬁgures
suggest passive/active mode.
Fig. 9(b) depicts the voltage conversion gain of the pro-
posed down conversion passive mixer of LB. By changing
the value of RF and CF gain can be varied with constant
bandwidth or by varying only RF conversion gain can be
varied with little variation in bandwidth.
IV. CONCLUSION
In this paper, a wide band Reconﬁgurable mixer is simu-
lated in 65nm technology. A new concept of reconﬁguration
between Active / passive and LB / HB downconversion mixer
is presented. This is an important design guideline for modern
baseline deep sub-micron CMOS processes. Reconﬁgurable
mixer is simulated in the frequency range .1GHz to 6GHz.
The analytical results shows close to simulted results. With
the exception of few very stringent standard, the architechture
is suitable for both cases.
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